Hi all,
Am I correct in assuming that only *ONE* of the the memory or I/O write strobes may be active at one time e.g. nMEMR, nMEMW, nIOR, nIOW ?
The reason I ask is because I have a RAM / Clock card (I have been developing on and off for a couple of years), this has an 74ALS245 buffer between...