Lowen: I think zero wait bank switching may be achievable with either 2 external SRAMs and/or the very careful use of fast logic, whether LVC, FET or possibly something like a Lattice ispMACH 4000V CPLD with 2.5ns Tpd. I'm tied up for a few days but will reply privately after I've had a chance...